

3/ IDS

Lewis
6-30-98

jc525 U.S. FTO
09/028276



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application Of:)	
)	
Shigeru ATSUMI)	Group Art Unit: TBA
)	
Serial No.: To Be Assigned)	Atty. Docket No. 1701.73982
)	
Filed: Concurrently Herewith)	Examiner: TBA

For: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND FLASH EEPROM

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Pursuant to 37 C.F.R. §1.56 and in compliance with 37 C.F.R. §1.97, Applicant herewith submits, in lieu of a PTO Form 1449, a Background Art Information paper. As you will note, the Applicant is not aware of any prior art at this time.

This statement should not be construed as a representation that more material information does not exist or that an exhaustive search of the relevant art has been made.

Respectfully submitted,

BANNER & WITCOFF, LTD.

By: Michael B Shea # 34725
for Joseph M. Potenza
Registration No. 28,175

1001 G Street, N.W.
Eleventh Floor Washington, D.C. 2001-4597
(202) 508-9100
Dated: February 24, 1998

RESEARCH